A 56–65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS
نویسندگان
چکیده
منابع مشابه
A 56–65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS
A sub-harmonic injection-locked tripler multiplies a 20-GHz differential input to 60-GHz quadrature (I/Q) output signals. The tripler consists of a two-stage ring oscillator driven by a single-stage polyphase input filter and 50I and Q-signal output buffers. Each gain stage incorporates a hard limiter to triple the input frequency for injection locking and a negative resistance cell with two po...
متن کاملA 90-nm CMOS 144 GHz Injection Locked Frequency Divider with Inductive Feedback
This paper presents a 144 GHz divide-by-2 injection locked frequency divider (ILFD) with inductive feedback developed in a commercial 90-nm Si RFCMOS technology. It was demonstrated that division-by-2 operation is achieved with input power down to -12 dBm, with measured locking range of 0.96 GHz (144.18 – 145.14 GHz) at input power of -3 dBm. To the authors’ best knowledge, this is the highest ...
متن کاملA Wide Locking Range Injection Locked Frequency Divider with Quadrature Outputs
This paper presents a quadrature injection locked frequency divider (ILFD) employing tunable active inductors (TAIs), which are used is to extend the locking range and to reduce die area. The CMOS ILFD is based on a new quadrature voltage-controlled oscillator (VCO) with cross-coupled switching pairs and TAI-C tanks, and was fabricated in the 0.18-μm 1P6M CMOS technology. The divide-by-2 LC-tan...
متن کاملA 186 to 212 GHz Downconverter in 90 nm CMOS
The design and measurements of a 200 GHz downconverter in 90 nm standard CMOS are presented. A positive conversion gain of +6.6 dB, a noise figure of 29.9 dB and an output bandwidth of 3 GHz are measured for an LO power of −14.9 dBm. The conversion gain remains within 3 dB for an RF frequency between 186 and 212 GHz. Downconversion of BPSK and QPSK signals is demonstrated with eye diagrams and ...
متن کاملA 6.0-13.5 GHz Alias-Locked Loop Frequency Synthesizer in 130 nm CMOS
A 6.0-13.5 GHz Alias-Locked Loop (ALL) frequency synthesizer is designed and simulated in 130 nm CMOS. Using an aliasing divider, the ALL architecture makes it possible to create high-speed frequency synthesis circuits without relying on a traditional divider clocked at fV CO in the feedback path. In this implementation, a new architecture of high frequency ring oscillator is proposed with a fe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2008
ISSN: 0018-9200
DOI: 10.1109/jssc.2008.2004869